低溫製程成長介電層與通道於三維電荷捕捉式快閃記憶體元件之研究(1/3)

2016/08/01~2017/07/31

​

Study of CET scaling, contact resistance optimization and channel structures for high-kgated FinFET devices

2016/04/01~2017/03/31

​